Are there power dissipation estimations for any of the ASIC products available ?
Not yet, I'm afraid to post simulation results as they may be wrong.
AFAIK, our competitors didn't published their expectations too. But at least we know that it will be better than 45 nm FPGAs :)