My impression was that ASIC designs are foundry-specific. How do you open-source that? Even if you published the Verilog, what good would it do?
ASIC designs are technology specific but not tied to any machine calibration. They should open source the functional verilog as well as the full mask and specification - a turn key design.