We also finalized the decision on making the next-gen (65/55nm) chips also fit in a USB powered device so that we could make Block Erupter USB II possible, instead of integrating too many cores into one big chip.
Any electrical engineers in the crowd want to estimate the performance improvement in halving the process size? Maybe 4x? That'd be around 1.35Ghash per chip.