New scope pr0n... with extra inverters, showing a 1 bit and two 0 bits.

I think this was at 390 MHz. Shows fixed 50nS delay on clock trailing edge on input to PIC. Note this inverts data and clock so now the code is set for falling edge capture and no longer inverts RCREG upon read.