you guys think there's only Place & Route work between fpga verilog and ASIC design? what about analog part, PLL?