I was looking at the PCB for the K16 and noticed that the PLL ground is connected directly to digital ground under the Avalon chip.
Does anyone know if this I how the Avalon reference design connects the grounds together?
The PLL ground lead on the ASIC is lead 8.
There is no problem with this. Zero-Potential should be the same on the whole chip to prevent leakage currents.