Generate test patterns for the chip tester in the fab (STIL or WGL). It should only take a few hours to generate files with a pretty high coverage due to the nature of a miner. That way they would only get passing chips and have a higher confidence in the ASICs they mount on their PCB's.