We have recently released a new video demonstrating a working FGPA, as well as additional GoldStrike1 ASIC chip details.
Tape-out due: 1st week of October
If you just got the FPGA to work, how can you complete the back-end trial-run, back-end final-run and functional verification in 1 week?