Maybe ignorant question, but how are the ASICs going to work? I thought the whole point of DAGs was to prevent ASICs. How do the ASICs fit the DAG file on their chips affordably?