If we should not test our front end on FPGA, would you be so kind and teach us how to make an ASIC?
Just thought you'd develop a 28nm ASIC on a 28nm dev board.
I was kinda hoping you would say "Bobsag3 has let the cat out of the bag, we're really working on a 22nm ASIC to match KnC".
