We started development in May 2013, had an 45nm desing same time as BFL mentioned do have there "ASIC´s" ready.
Now we made even smaller ASIC to compet. We are able do manage 64k ASIC devices in a chain.
Aimed Ws/Gh is at 0,40Ws/Gh