I'll try daisy chaining them on the next board I produce. I'm sure within the Xilinx ISE it'll work fine, but outside of that (the mining script etc.) I don't think it's set up just yet to use 2 FPGAs, pretty sure some code changes in the mining script at least should take care of that.