Post
Topic
Board Development & Technical Discussion
Re: Modular FPGA Miner Hardware Design Development
by
kjj
on 12/09/2011, 16:19:45 UTC
What's up with those squiggly traces, ngzhang? Never seen that before

Usually, those are used to equalize the lengths of lines used for high speed busses.  Unequal lengths = unequal delays.  Unequal delays = Sad