I honestly wonder: why hasn't anyone created yet an algo that randomly changes parts of itself every x blocks? This would make ASICs impossible, and only FPGA possible to use, thus limiting the issue a lot...