Hmmm, wonder how much tweaking in the code could increase efficiency. I figure you guys are already all over that though 
They seem to be doing a pretty good job of optimizing the use of the chip to maximize its throughput given the existing algorithm. ArtForz likes dropping hints about improvements to the structure of the code that they haven't found yet. He was ahead of the FPGA curve by about a year.