It helps but logic/RTL verification is one of the easiest steps in a modern ASIC design.
The lower level physical/analog design is what fucks over most amateur ASIC designs.

-rph